DUAL LOW VOLTAGE H-BRIDGE IC

Check for Samples: DRV8835

FEATURES

• Dual-H-Bridge Motor Driver
  – Capable of Driving Two DC Motors or One Stepper Motor
  – Low MOSFET On-Resistance: HS + LS 305 mΩ
• 1.5-A Maximum Drive Current Per H-Bridge
• Bridges May Be Paralleled for 3-A Drive Current
• Separate Motor and Logic Supply Pins:
  – 0-V to 11-V Motor-Operating Supply-Voltage Range
  – 2-V to 7-V Logic Supply-Voltage Range
• Separate Logic and Motor Power Supply Pins
• Flexible PWM or PHASE/ENABLE Interface
• Low-Power Sleep Mode With 95-nA Maximum Supply Current
• Tiny 2-mm x 3-mm WSON Package

APPLICATIONS

• Battery-Powered:
  – Cameras
  – DSLR Lenses
  – Consumer Products
  – Toys
  – Robotics
  – Medical Devices

DESCRIPTION

The DRV8835 provides an integrated motor driver solution for cameras, consumer products, toys, and other low-voltage or battery-powered motion control applications. The device has two H-bridge drivers, and can drive two DC motors or one stepper motor, as well as other devices like solenoids. The output driver block for each consists of N-channel power MOSFET’s configured as an H-bridge to drive the motor winding. An internal charge pump generates needed gate drive voltages.

The DRV8835 can supply up to 1.5-A of output current per H-bridge. It operates on a motor power supply voltage from 0 V to 11 V, and a device power supply voltage of 2 V to 7 V.

PHASE/ENABLE and IN/IN interfaces can be selected which are compatible with industry-standard devices.

Internal shutdown functions are provided for over current protection, short circuit protection, under voltage lockout and overtemperature.

The DRV8835 is packaged in a tiny 12-pin WSON package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>PACKAGE(2)</th>
<th>ORDERABLE PART NUMBER</th>
<th>TOP-SIDE MARKING</th>
</tr>
</thead>
<tbody>
<tr>
<td>PowerPAD™ (WSON) - DSS</td>
<td>Reel of 3000</td>
<td>DRV8835DSSR</td>
</tr>
</tbody>
</table>

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012–2014, Texas Instruments Incorporated
0 to 11V
VM

2.0 to 7 V
VCC

Charge Pump

Logic

Gate Drive

OCP

AOUT1

AOUT2

Drives 2x DC motor
or 1x Stepper

Step Motor

DCM

AIN1/A PHASE

AIN2/AENBL

BIN1/BPHASE

BIN2/BENBL

MODE

Over-Temp

Osc

GND

VM

VCC

MODE

AIN1/APHASE

AIN2/AENBL

BIN1/BPHASE

BIN2/BENBL

Over-Temp

Osc

GND

VM

VCC

VM

11V

Gate Drive

OCP

BOUT1

BOUT2

DCM
### Table 1. TERMINAL FUNCTIONS

<table>
<thead>
<tr>
<th>NAME</th>
<th>PIN</th>
<th>I/O⁽¹⁾</th>
<th>DESCRIPTION</th>
<th>EXTERNAL COMPONENTS OR CONNECTIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>POWER AND GROUND</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>6</td>
<td>-</td>
<td>Device ground</td>
<td></td>
</tr>
<tr>
<td>VM</td>
<td>1</td>
<td>-</td>
<td>Motor supply</td>
<td>Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.</td>
</tr>
<tr>
<td>VCC</td>
<td>12</td>
<td>-</td>
<td>Device supply</td>
<td>Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.</td>
</tr>
<tr>
<td>CONTROL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MODE</td>
<td>11</td>
<td>I</td>
<td>Input mode select</td>
<td>Logic low selects IN/IN mode. Logic high selects PH/EN mode. Internal pulldown resistor.</td>
</tr>
<tr>
<td>AIN1/APHASE</td>
<td>10</td>
<td>I</td>
<td>Bridge A input 1/PHASE input</td>
<td>IN/IN mode: Logic high sets AOUT1 high. PH/EN mode: Sets direction of H-bridge A. Internal pulldown resistor.</td>
</tr>
<tr>
<td>AIN2/AENBL</td>
<td>9</td>
<td>I</td>
<td>Bridge A input 2/ENABLE input</td>
<td>IN/IN mode: Logic high sets AOUT2 high. PH/EN mode: Logic high enables H-bridge A. Internal pulldown resistor.</td>
</tr>
<tr>
<td>BIN1/BPHASE</td>
<td>8</td>
<td>I</td>
<td>Bridge B input 1/PHASE input</td>
<td>IN/IN mode: Logic high sets BOUT1 high. PH/EN mode: Sets direction of H-bridge B. Internal pulldown resistor.</td>
</tr>
<tr>
<td>BIN2/BENBL</td>
<td>7</td>
<td>I</td>
<td>Bridge B input 2/ENABLE input</td>
<td>IN/IN mode: Logic high sets BOUT2 high. PH/EN mode: Logic high enables H-bridge B. Internal pulldown resistor.</td>
</tr>
<tr>
<td>OUTPUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AOUT1</td>
<td>2</td>
<td>O</td>
<td>Bridge A output 1</td>
<td>Connect to motor winding A</td>
</tr>
<tr>
<td>AOUT2</td>
<td>3</td>
<td>O</td>
<td>Bridge A output 2</td>
<td></td>
</tr>
<tr>
<td>BOUT1</td>
<td>4</td>
<td>O</td>
<td>Bridge B output 1</td>
<td>Connect to motor winding B</td>
</tr>
<tr>
<td>BOUT2</td>
<td>5</td>
<td>O</td>
<td>Bridge B output 2</td>
<td></td>
</tr>
</tbody>
</table>

⁽¹⁾ Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

---

**DSS PACKAGE** *(TOP VIEW)*

```
   1  VM
   2  AOUT1
   3  AOUT2
   4  BOUT1
   5  BOUT2
   6  GND (PIN 12)
   7  BIN2 / BENBL
   8  BIN1 / BPHASE
   9  AIN2 / AENBL
  10  AIN1 / APHASE
  11  MODE
  12  VCC
```
### ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VM</td>
<td>−0.3 to 12 V</td>
</tr>
<tr>
<td>VCC</td>
<td>−0.3 to 7 V</td>
</tr>
<tr>
<td>Digital input pin voltage range</td>
<td>−0.5 to VCC + 0.5 V</td>
</tr>
<tr>
<td>Peak motor drive output current</td>
<td>Internally limited A</td>
</tr>
<tr>
<td>Continuous motor drive output current per H-bridge</td>
<td>1.5 A</td>
</tr>
<tr>
<td>TJ</td>
<td>−40 to 150 °C</td>
</tr>
<tr>
<td>Tstg</td>
<td>−60 to 150 °C</td>
</tr>
</tbody>
</table>

1. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
2. All voltage values are with respect to network ground terminal.
3. Power dissipation and thermal limits must be observed.

### THERMAL INFORMATION

<table>
<thead>
<tr>
<th>THERMAL METRIC</th>
<th>VALUE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>θJA</td>
<td>50.4</td>
<td>°C/W</td>
</tr>
<tr>
<td>θJCtop</td>
<td>58</td>
<td></td>
</tr>
<tr>
<td>θJB</td>
<td>19.9</td>
<td></td>
</tr>
<tr>
<td>ΨJT</td>
<td>0.9</td>
<td></td>
</tr>
<tr>
<td>ΨJB</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>θJCbot</td>
<td>6.9</td>
<td></td>
</tr>
</tbody>
</table>

1. The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
2. The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
3. The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
4. The junction-to-top characterization parameter, ΨJT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA, using a procedure described in JESD51-2a (sections 6 and 7).
5. The junction-to-board characterization parameter, ΨJB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJB, using a procedure described in JESD51-2a (sections 6 and 7).
6. The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

### RECOMMENDED OPERATING CONDITIONS

<table>
<thead>
<tr>
<th>T_A = 25°C (unless otherwise noted)</th>
<th>MIN</th>
<th>NOM</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDC</td>
<td>2</td>
<td>7</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VM</td>
<td>0</td>
<td>11</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>IOUT</td>
<td>0</td>
<td>1.5</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>fPWM</td>
<td>0</td>
<td>250</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>VIN</td>
<td>0</td>
<td>VCC</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

1. Power dissipation and thermal limits must be observed.
## ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ C$, $V_M = 5\ V$, $V_{CC} = 3\ V$ (unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>POWER SUPPLY</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{VM}$ VM operating supply current</td>
<td>No PWM, no load</td>
<td>85</td>
<td>200</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td>50 kHz PWM, no load</td>
<td>650</td>
<td>2000</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{VMQ}$ VM sleep mode supply current</td>
<td>$V_M = 2\ V$, $V_{CC} = 0\ V$, all inputs 0 V</td>
<td>5</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td></td>
<td>$V_M = 5\ V$, $V_{CC} = 0\ V$, all inputs 0 V</td>
<td>10</td>
<td>95</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{VCC}$ VCC operating supply current</td>
<td></td>
<td>450</td>
<td>2000</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$V_{UVLO}$ VCC undervoltage lockout voltage</td>
<td>$V_{CC}$ rising</td>
<td>2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$V_{CC}$ falling</td>
<td>1.9</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>LOGIC-LEVEL INPUTS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{IL}$ Input low voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$ Input high voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{IL}$ Input low current</td>
<td>$V_{IN} = 0$</td>
<td>-5</td>
<td>5</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$I_{IH}$ Input high current</td>
<td>$V_{IN} = 3.3\ V$</td>
<td>50</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>$R_{PD}$ Pulldown resistance</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td><strong>H-BRIDGE FETS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$R_{DS(ON)}$ HS + LS FET on resistance</td>
<td>$V_{CC} = 3\ V$, $V_M = 3\ V$, $I_O = 800\ mA$, $T_J = 25^\circ C$</td>
<td>370</td>
<td>420</td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td></td>
<td>$V_{CC} = 5\ V$, $V_M = 5\ V$, $I_O = 800\ mA$, $T_J = 25^\circ C$</td>
<td>305</td>
<td>355</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{OFF}$ Off-state leakage current</td>
<td></td>
<td>±200</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td><strong>PROTECTION CIRCUITS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{OCP}$ Overcurrent protection trip level</td>
<td></td>
<td>1.6</td>
<td>3.5</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>$I_{DEG}$ Overcurrent deglitch time</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>$I_{OCR}$ Overcurrent protection retry time</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>$I_{DEAD}$ Output dead time</td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$T_{TSD}$ Thermal shutdown temperature</td>
<td>Die temperature</td>
<td>150</td>
<td>160</td>
<td>180</td>
<td>°C</td>
</tr>
</tbody>
</table>
TIMING REQUIREMENTS

$T_A = 25^\circ C, V_M = 5 \text{ V}, V_{CC} = 3 \text{ V}, R_L = 20 \Omega$

<table>
<thead>
<tr>
<th>NO.</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>$t_{11}$</td>
<td>Delay time, $x$PHASE high to $x$OUT1 low</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>2</td>
<td>$t_{12}$</td>
<td>Delay time, $x$PHASE high to $x$OUT2 high</td>
<td>200</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>3</td>
<td>$t_{13}$</td>
<td>Delay time, $x$PHASE low to $x$OUT1 high</td>
<td>200</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>4</td>
<td>$t_{14}$</td>
<td>Delay time, $x$PHASE low to $x$OUT2 low</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>5</td>
<td>$t_{15}$</td>
<td>Delay time, $x$ENBL high to $x$OUTx high</td>
<td>200</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>6</td>
<td>$t_{16}$</td>
<td>Delay time, $x$ENBL high to $x$OUTx low</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>7</td>
<td>$t_{17}$</td>
<td>Output enable time</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>8</td>
<td>$t_{18}$</td>
<td>Output disable time</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>9</td>
<td>$t_{19}$</td>
<td>Delay time, $x$INx high to $x$OUTx high</td>
<td>160</td>
<td>160</td>
<td>ns</td>
</tr>
<tr>
<td>10</td>
<td>$t_{110}$</td>
<td>Delay time, $x$INx low to $x$OUTx low</td>
<td>160</td>
<td>160</td>
<td>ns</td>
</tr>
<tr>
<td>11</td>
<td>$t_{12}$</td>
<td>Output rise time</td>
<td>30</td>
<td>188</td>
<td>ns</td>
</tr>
<tr>
<td>12</td>
<td>$t_{1F}$</td>
<td>Output fall time</td>
<td>30</td>
<td>188</td>
<td>ns</td>
</tr>
</tbody>
</table>

[Diagram of timing waveforms: xENBL, xPHASE, xOUT1, xOUT2]
FUNCTIONAL DESCRIPTION

Bridge Control
Two control modes are available in the DRV8835: IN/IN mode, and PHASE/ENABLE mode. IN/IN mode is selected if the MODE pin is driven low or left unconnected; PHASE/ENABLE mode is selected if the MODE pin is driven to logic high. The following tables show the logic for these modes.

<table>
<thead>
<tr>
<th>Table 2. IN/IN MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODE</td>
</tr>
<tr>
<td>------</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 3. PHASE/ENABLE MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODE</td>
</tr>
<tr>
<td>------</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

Sleep Mode
If the VCC pin is brought to 0 volts, the DRV8835 will enter a low-power sleep mode. In this state all unnecessary internal circuitry is powered down. For minimum supply current, all inputs should be low (0 V) during sleep mode.

Power Supplies and Input Pins
There is a weak pulldown resistor (approximately 100 kΩ) to ground on the input pins.

VCC and VM may be applied and removed in any order. When VCC is removed, the device will enter a low power state and draw very little current from VM. The input pins should be kept at 0 V during sleep mode to minimize current draw.

The VM voltage supply does not have any undervoltage lockout protection (UVLO), so as long as VCC > 1.8 V, the internal device logic will remain active. This means that the VM pin voltage may drop to 0 V, however, the load may not be sufficiently driven at low VM voltages.

Protection Circuits
The DRV8835 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)
An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

Thermal Shutdown (TSD)
If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled. Once the die temperature has fallen to a safe level operation will automatically resume.
Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VCC rises above the UVLO threshold.
Parallel Mode

The two H-bridges in the DRV8835 can be connected in parallel for double the current of a single H-bridge. The drawing below shows the connections.

![Parallel Mode Connections](image)

Figure 1. Parallel Mode Connections
**THERMAL INFORMATION**

**Thermal Protection**

The DRV8835 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

**Power Dissipation**

Power dissipation in the DRV8835 is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running both H-bridges can be roughly estimated by:

$$P_{TOT} = 2 \times R_{DS(ON)} \times (I_{OUT(RMS)})^2$$  \hspace{1cm} (1)

Where $P_{TOT}$ is the total power dissipation, $R_{DS(ON)}$ is the resistance of the HS plus LS FETs, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7x the full-scale output current setting. The factor of 2 comes from the fact that there are two H-bridges.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

**Heatsinking**

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, "PowerPAD™ Thermally Enhanced Package" and TI application brief SLMA004, "PowerPAD™ Made Easy", available at [www.ti.com](http://www.ti.com).

In general, the more copper area that can be provided, the more power can be dissipated.
## REVISION HISTORY

### Changes from Revision C (September 2013) to Revision D

<table>
<thead>
<tr>
<th>Change Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed FEATURES bullet</td>
<td>1</td>
</tr>
<tr>
<td>Changed motor supply voltage range in DESCRIPTION section</td>
<td>1</td>
</tr>
<tr>
<td>Changed Motor power supply voltage range in RECOMMENDED OPERATING CONDITIONS</td>
<td>4</td>
</tr>
<tr>
<td>Added $I_{OCR}$ and $I_{DEAD}$ parameters to ELECTRICAL CHARACTERISTICS</td>
<td>5</td>
</tr>
<tr>
<td>Added paragraph to Power Supplies and Input Pins section</td>
<td>7</td>
</tr>
</tbody>
</table>
# PACKAGING INFORMATION

<table>
<thead>
<tr>
<th>Orderable Device</th>
<th>Status(1)</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>Package Qty</th>
<th>Eco Plan(2)</th>
<th>Lead/Ball Finish(6)</th>
<th>MSL Peak Temp(3)</th>
<th>Op Temp (°C)</th>
<th>Device Marking(4/5)</th>
<th>Samples</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRV8835DSSR</td>
<td>ACTIVE</td>
<td>WSON</td>
<td>DSS</td>
<td>12</td>
<td>3000</td>
<td>Green (RoHS &amp; no Sb/Br)</td>
<td>CU NIPDAU</td>
<td>Level-2-260C-1 YEAR</td>
<td>-40 to 85</td>
<td>835</td>
<td></td>
</tr>
</tbody>
</table>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check [http://www.ti.com/productcontent](http://www.ti.com/productcontent) for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI’s terms “Lead-Free” or “Pb-Free” mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI’s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI’s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
**TAPE AND REEL INFORMATION**

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Reel Diameter (mm)</th>
<th>Reel Width W1 (mm)</th>
<th>A0 (mm)</th>
<th>B0 (mm)</th>
<th>K0 (mm)</th>
<th>P1 (mm)</th>
<th>W (mm)</th>
<th>Pin1 Quadrant</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRV8835DSSR</td>
<td>WSON</td>
<td>DSS</td>
<td>12</td>
<td>3000</td>
<td>180.0</td>
<td>8.4</td>
<td>2.25</td>
<td>3.25</td>
<td>1.05</td>
<td>4.0</td>
<td>8.0</td>
<td>Q1</td>
</tr>
</tbody>
</table>

*All dimensions are nominal.

Dimensions:
- **A0**: Dimension designed to accommodate the component width
- **B0**: Dimension designed to accommodate the component length
- **K0**: Dimension designed to accommodate the component thickness
- **W**: Overall width of the carrier tape
- **P1**: Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

- **Q1**: Quadrant 1
- **Q2**: Quadrant 2
- **Q3**: Quadrant 3
- **Q4**: Quadrant 4

**Schematic Diagram**

- Reel Diameter and Reel Width W1
- TAPE DIMENSIONS with dimensions A0, B0, K0, P1, W
- Quadrant assignments with Q1 to Q4

[Diagram showing reel dimensions and quadrant assignments]
### TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal*

<table>
<thead>
<tr>
<th>Device</th>
<th>Package Type</th>
<th>Package Drawing</th>
<th>Pins</th>
<th>SPQ</th>
<th>Length (mm)</th>
<th>Width (mm)</th>
<th>Height (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRV8835DSSR</td>
<td>WSON</td>
<td>DSS</td>
<td>12</td>
<td>3000</td>
<td>210.0</td>
<td>185.0</td>
<td>35.0</td>
</tr>
</tbody>
</table>
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. SON (Small Outline No-Lead) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.
NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com. <http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for solder mask tolerances.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safetyritical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

Applications

Audio

www.ti.com/audio

Automotive and Transportation

www.ti.com/automotive

Amplifiers

www.ti.com/amplifier

Communications and Telecom

www.ti.com/communications

www.dataconverter.ti.com

Computers and Peripherals

www.ti.com/computers

www.dlp.com

Consumer Electronics

www.ti.com/consumer-apps

dsp.ti.com

Energy and Lighting

www.ti.com/energy

www.ti.com/clocks

Industrial

www.ti.com/industrial

interface.ti.com

Medical

www.ti.com/medical

logic.ti.com

Security

www.ti.com/security

power.ti.com

Space, Avionics and Defense

www.ti.com/space-avionics-defense

microcontroller.ti.com

Video and Imaging

www.ti.com/video

www.ti-ridf.com

OMAP Applications Processors

www.ti.com/omap

TI E2E Community

e2e.ti.com

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated